















































	Calc1	Response errors	
	 Inva W H 	lid Command: /hat does that mean? ow can we cause that response?	
	Encodi	ing of Commands	
	<u>code</u>		
	1	add operand1 to operand2	
	2	subtract operand2 from operand1	
	5	shift operand1 to the left by operand2 places.	
	6	shift operand1 to the right by operand2 places.	
	SUNY – New Elect. & Comp. 1	7 Paltz Eng.	
23			





25









29

Cyc 1	Cyc 5	Cyc 7	Cyc 9	Cyc 11	Cyc 13	Cyc 15	Cyc 1
P1A		P1Sh					P1A
P2Sh	P2Sh		P2A				
P3Sh		P3A		P3A			
P4A	P4A		P4Sh				
Above: F	Requests				Belov	v: Respoi	nses
Above: F Cyc 4	Requests Cyc 6	Cyc 8	Cyc 10	Cyc 12	Belov Cyc 14	v: Respor	nses Cyc 18
Above: F Cyc 4	Cyc 6 P1 Resp	Cyc 8	Cyc 10	Cyc 12	Below Cyc 14	v: Respon Cyc 16 P1 Resp	nses Cyc 18 P1 Res
Above: F Cyc 4 P2 Resp	Cyc 6 P1 Resp	Cyc 8 P2 Resp	Cyc 10	Cyc 12 P2 Resp	Belov Cyc 14	v: Respon Cyc 16 P1 Resp	nses Cyc 18 P1 Res
Above: F Cyc 4 P2 Resp	Cyc 6 P1 Resp P3 Resp	Cyc 8 P2 Resp	Cyc 10 P3 Resp	Cyc 12 P2 Resp	Below Cyc 14 P3 Resp	v: Respon Cyc 16 P1 Resp	nses Cyc 18 P1 Res





















verity	ring Priori ^a	ty: Optior	IS	
 Reco Store At request com all o 	ord the Cycle n e info into 1 qu esponse time, r ie for that port pleted request. ther queues	number, and op neue per port remove the info . Look at the s . Test that cycl	peration type o from the fr start cycle nu e number an	ont of the umber of that d type against
	Index0	Index1	Index2	Index3
Port1	Index0 Cyc1, Add	Index1 Cyc3, Shift	Index2 Cyc5, Add	Index3
Port1 Port 2	Index0Cyc1, AddCyc1, Shift	Index1 Cyc3, Shift Cyc3, Shift	Index2 Cyc5, Add Cyc5, Add	Index3
Port1 Port 2 Port 3	Index0Cyc1, AddCyc1, ShiftCyc1, Shift	Index1Cyc3, ShiftCyc3, ShiftCyc3, Aidd	Index2Cyc5, AddCyc5, AddCyc5, AddCyc5, Add	Index3
Port1 Port 2 Port 3 Port 4	Index0Cyc1, AddCyc1, ShiftCyc1, ShiftCyc1, Add	Index1Cyc3, ShiftCyc3, ShiftCyc3, AddCyc3, Add	Index2Cyc5, AddCyc5, AddCyc5, AddCyc5, AddCyc5, Shift	Index3

Before	Index0	Index1	Index2	Index3
Port1	Cyc1, Add	Cyc3, Shift	Cyc5, Add	
Port 2	Cyc1, Shift	Cyc3, Shift	Cyc5, Add	
Port 3	Cyc1, Shift	Cyc3, Add	Cyc5, Add	
Port 4	0 -1 4 1 1	Cours Add	Cvc5 Shift	
Cycle 4: I	P2 Resp + P4 Re	esp	Cycs, sint	
Cycle 4: I	Cyci, Add P2 Resp + P4 Re Index0	esp Index1	Index2	Index3
Cycle 4: I After Port1	Cyc1, Add P2 Resp + P4 Re Index0 Cyc1, Add	esp Index1 Cyc3, Shift	Index2 Cyc5, Add	Index3
Cycle 4: After Port1 Port 2	Cyc1, Add P2 Resp + P4 Re Index0 Cyc1, Add Cyc3, Shift	Cyc3, Add Cyc3, Shift Cyc5, Add	Index2 Cyc5, Add	Index3
Cycle 4: I After Port1 Port 2 Port 3	Cyc1, Add P2 Resp + P4 Re Index0 Cyc1, Add Cyc3, Shift Cyc1, Shift	Cyc3, Add Cyc3, Shift Cyc3, Add Cyc3, Add	Cyc5, Add	Index3

	Index0	Index1	Index2	Index3
Port1	Cyc1, Add	Cyc3, Shift	Cyc5, Add	
Port 2	Cyc3, Shift	Cyc5, Add		
Port 3	Cyc1, Shift	Cyc3, Add	Cyc5, Add	
Port 4	Cyc3, Add	Cyc5, Shift		
Cycle 6:	P1 Resp + P3 Re	esp		
Cycle 6:	P1 Resp + P3 Re	esp	Index2	Index3
Cycle 6: After Port1	P1 Resp + P3 Re	esp Index1 Cyc5, Add	Index2	Index3
Cycle 6: After Port1 Port 2	P1 Resp + P3 Re Index0 Cyc3, Shift Cyc3, Shift	esp Index1 Cyc5, Add Cyc5, Add	Index2	Index3
After Port1 Port 2 Port 3	P1 Resp + P3 Re Index0 Cyc3, Shift Cyc3, Shift Cyc3, Add	esp Index1 Cyc5, Add Cyc5, Add Cyc5, Shift	Index2	Index3

	Index0	Index1	Index2	Index3
Port1	Cyc3, Shift	Cyc5, Add		
Port 2	Cyc3, Shift	Cyc5, Add		
Port 3	Cyc3, Add	Cyc5, Shift		
Port 4	Cyc3 Add	Cyc5, Shift		
Cycle 8:	P2 Resp + P4 Re	esp		
Cycle 8: After	P2 Resp + P4 Re	esp Index1	Index2	Index3
Cycle 8: After Port1	P2 Resp + P4 Re Index0 Cyc3, Shift	esp Index1 Cyc5, Add	Index2	Index3
After Port1 Port 2	P2 Resp + P4 Re Index0 Cyc3, Shift Cyc5, Add	esp Index1 Cyc5, Add	Index2	Index3
After Port1 Port 2 Port 3	P2 Resp + P4 Re Index0 Cyc3, Shift Cyc5, Add Cyc3, Add	esp Index1 Cyc5, Add Cyc5, Shift	Index2	Index3

Defore	Index0	Index1	Index2	Index3
Port1	Cyc3, Shift	Cyc5, Add		
Port 2	Cyc5, Add			
Port 3	Cyc3, Add	Cyc5, Shift		
Port 4	Cyc5, Shift			
Cycle 10:	P3 Resp			
Sycle 10: After	: P3 Resp	Index1	Index2	Index3
Sycle 10: After Port1	P3 Resp Index0 Cyc3, Shift	Index1 Cyc5, Add	Index2	Index3
After Port1 Port 2	P3 Resp Index0 Cyc3, Shift Cyc5, Add	Index1 Cyc5, Add	Index2	Index3
ycle 10: ort1 ort 2 ort 3	E P3 Resp Index0 Cyc3, Shift Cyc5, Add Cyc5, Shift	Index1 Cyc5, Add	Index2	Index3

Delore	Index0	Index1	Index2	Index3
Port1	Cyc3, Shift	Cyc5, Add		
Port 2	Cyc5, Add			
Port 3	Cyc5, Shift			
Port 4	Cvc5 Shift			
Cycle 12	: P2 Resp + P4 R	lesp		
ycle 12	: P2 Resp + P4 R	lesp Index1	Index2	Index3
ycle 12 After Port1	: P2 Resp + P4 R Index0 Cyc3, Shift	eesp Index1 Cyc5, Add	Index2	Index3
ycle 12 After Port1 Port 2	: P2 Resp + P4 R Index0 Cyc3, Shift	Cyc5, Add	Index2	Index3
ycle 12 ort1 ort 2 ort 3	: P2 Resp + P4 R Index0 Cyc3, Shift	eesp Index1 Cyc5, Add	Index2	Index3





























































